A Detailed Model of a half bridge IGBT Power Module Based on the Analytical Calculation and Measurement for EMC Study

J. Borsalani*, A. Dastfan, J. Ghalibafan

Faculty of Electrical and Robotic Engineering, Shahrood University of Tech., Shahrood, Iran

Abstract- The parasitic parameters of an IGBT power module cause various problems, especially for electromagnetic compatibility (EMC) concerns. The high-variations in voltage and current produced by the inductances/capacitances near switches in the transient process are the main sources of high-frequency electromagnetic interference (EMI). To overcome the problems, the parasitic parameters of the module should be accurately characterized. In this paper, a precise detailed model of a commercial half-bridge IGBT module is presented. It includes the parasitic inductances of leads, bond wires, DBC plates, and the parasitic capacitances of the module and IGBTs. The new simplified analytical equations to calculate the partial inductance and parasitic capacitance are proposed and compared with ANSYS Q3D results. To evaluate the accuracy of the model, all the parameters are also derived from a two-port measurement-based parasitic extraction method. The results show an acceptable match between the simulated and experimental values. Finally, the proposed model is implemented by state-space dynamic coupling in ANSYS Simplorer circuit simulator, and a double-pulse test circuit is used to verify the model. By comparing the simulated current and voltage waveforms with experiment, it is proved that the proposed model is applicable to simulate the switching transients for EMC study.

Keyword: Electromagnetic compatibility (EMC), IGBT detailed model, Measurement-based modeling, Parasitic Impedance, Switching transient simulation.

1. INTRODUCTION

Electromagnetic compatibility (EMC) is a major challenge in the design of the modern power electronic converters used in new aircrafts, PV systems, etc. [1-3]. The common-mode electromagnetic interference (EMI) in some power converters is generated by switching which can be regarded using reconfigurable PWM methods [4]. However, the main source of the EMI in power electronic converters is switching transients with high dv/dt or/and di/dt slew-rate. It is more critical when the parasitic inductances of the device package are relatively high. The parasitic inductances close to the semiconductor device including the parasitic inductances inside the power module (PM) play a key role to control the emissions. Since the switching transients induce voltage spikes on these inductances and the energy stored in them may resonate with the stray capacitances, leading to under-damped high-frequency oscillations [1, 5-8]. Traditionally, inserting the passive EMI filters at the output/input side of a converter is a common technique to pass a test against the relevant EMC standards. Unluckily, the EMI filters are one of the largest units in the power converters which usually represent roughly 30% cost and volume of a converter [9]. However, some efforts were studied to minimize the filter volume by integrating the components [10], optimum design of the component rating [11], etc. In these works, it was necessary to prepare a detailed model of the system especially the parasitic element model. Moreover, in some other works, besides using the external EMI filter, the emissions were restricted from their source. In Ref. [12], a detailed measurement-based SPICE model of a power inverter including parasitic inductances was presented. Based on the model, the structures responsible for resonances were identified and possible improvements were determined to reduce the EMI noise. Authors in Ref. [13] have used an additional auxiliary switch to prepare the ZVS condition in their DC-DC bidirectional converter to reduce the EMI. In Ref. [14], a design procedure of acceptable stray inductance using the detailed model of the PM was proposed which limited the over-voltage during turn-off operation. A novel low-inductance packaging structure for multichip phase-leg SiC MOSFET module to suppress the voltage overshoots was presented in Ref.
Generally, the restriction of the parasitic inductances inside the PM including power loop inductance or gate loop inductance leading to reduce the transient voltage/current oscillations and consequently, reduce the conducted EMI noise as addressed in the several papers as in Refs. [1, 16, 17]. As a result, to model and mitigate the emissions, the parasitic inductance of the PM must be accurately characterized.

The basic approaches to characterize the parasitic inductances of the power devices can be divided into two categories in the literature. One category consisting the analytical numerical modeling or calculation based approaches. The closed-form formulas to calculate the partial self-inductances and the mutual inductance of the rectangular cross-section conductors have been proposed in the literature [18-20] and the analytical calculations of some parasitic parameters of PM have been reported in Refs. [21-22]. In Ref. [23] the analytical calculation of the equivalent circuit parameters of large synchronous generator is presented based on winding-function method. Since the direct analytical inductance calculation for more complex modules is not applicable, the major efforts in this category are based on solving Maxwell’s equations by finite element analysis (FEA) or partial element equivalent circuit (PEEC) method [15, 24-26]. The well-known ANSYS Q3D extractor software tool is usually used in this category which provides the frequency-dependent parasitic model of the device [27].

This model can be imported to the circuit simulators such as LTSpice, ANSYS Simplorer, etc. and then a frequency-dependent parasitic model-based circuit schematic of the PM for the system time-domain simulation could be constructed as used in Refs. [25, 26]. As a drawback, the exact internal geometry of the module and the material information must be accurately known to calculate the stray inductances and capacitances, while these data are not easily available. Moreover, this approach has disadvantages of poor convergence and long computation time when the physical structure of module becomes more complex. Recently, an improved behavior model for IGBT module is derived by datasheet and measurement in Ref. [28]. The model is used two continuous functions to solve the convergence problem in the circuit simulation.

The second category is the measurement-based approach. The parasitic inductance of the device is determined directly by the measurement. The time-domain reflectometry (TDR) method based on transmission line theory, had been employed to extract the device parasitic elements [29-31]. The method requires complicated test setup and software thus the adoption is limited in practice. Measuring the parasitic inductance using an impedance analyzer (IA) or a vector network analyzer (VNA) is a straightforward method and brings the frequency domain impedance measurement (Z-parameter) between terminals of the module. A multi-step inductance and structural capacitance extraction method was proposed in Ref. [32] to characterize an IGBT module packaging using an IA. A compact model of a SiC-MOSFET considering the mutual inductance of the leads was presented in Ref. [33]. The measuring accuracy relies on the calibration of the probe impedance, especially for the low inductance measurement. Recently, a custom measurement methodology is proposed that reduces the systematic and stochastic errors by utilizing a particular probe fixture [34]. A characterization technique based on two-port network parameters (S-parameter) using a VNA was introduced in Ref. [35]. This technique includes 5 steps two-port S-parameters measurements for the half-bridge PM and brings more accuracy than conventional one-port measurements. This method is chosen in this paper to extract the model parameters.

In this paper, a detailed model of a commercial half-bridge IGBT module is presented which is useful for EMI simulation. Since, it properly simulates the switching transients. The proposed model is precise and the parameters are extracted by both analytical calculation and measurement methods. It includes the parasitic inductances and resistances of the leads, direct bonded copper (DBC) plates, bond wires, and also the stray capacitances of the module and IGBTs. To calculate the parasitic inductance values, a 3D physical layout of the PM under test is performed. Based on the formulas for calculating the parasitic inductances of the rectangular cross-section conductors and the thin conductors, the precise simplified equations are proposed that bring the partial self-inductance values of one of the module leads and DBC plates. Moreover, the analytical calculation of the parasitic capacitances of the module is driven which. The module geometry is then imported to ANSYS Q3D extractor to calculate all parasitic inductance and capacitance values of the proposed model and consequently, a frequency-dependent multi-port RLC model of the module is attained. Comparing the Q3D results with their calculated values verifies the simulation. The measurement-based parameter extraction of the model is also performed in this paper. The implemented methodology based on the extraction procedure presented in Ref. [35] is described and the measured
results are presented. These values are compared with the Q3D results which show a good agreement. Finally, the proposed model is implemented by Q3D state-space dynamic coupling in ANSYS Simplorer circuit simulator. ANSYS Simplorer’s built-in semiconductor device characterization tool uses the device manufacturer’s datasheet data to characterize the physical model of the IGBT. To clarify the benefits of the proposed model, the switching transient waveforms of the IGBT module under test are evaluated by experiment and the time-domain simulation of the double-pulsed test (DPT) circuit in ANSYS Simplorer. The results show an acceptable match between the simulated and experimental waveforms.

2. PM LAYOUT ANALYSIS

A commercial wire-bonded 1200V 100A half-bridge PM (LUH100G120 from LS company) is selected in this paper to explain the proposed model. Fig. 1(a) shows the geometry of the module which is unpacked for 3D physical modeling and drawn in Solid-Works. The module size is 30mm×90mm×32mm. The selected PM has two IGBTs and two anti-parallel diodes with a half-bridge configuration. They are mounted on two symmetrical DBC substrates. Fig. 1(b) shows the layout of the DBC substrates when the module pins are removed. There are one IGBT chip (11mm×12mm) and one anti-parallel diode chip (8mm×8mm) on each DBC substrate which are mounted on the copper traces. The electrical connections between the traces and two substrates are provided by the multiple aluminum bond-wires. Therefore, the current handling capability is increased, and also the parasitic inductance of the current path is decreased. The module has 3 power pins to prepare the DC+, DC- and AC power terminals, and 2 pairs of control pins (G1, E1, G2, and E2) to provide the Gate-Emitter signal of the IGBTs. The pin dies are shown in Fig. 1(b) with yellow rectangles.

Fig. 1(c) shows the simplified equivalent circuit of the module consisting of the parasitic resistances and inductances of the pins, DBC substrates, the stray capacitances of the switches, and parasitic capacitance of the module. When the PM is used in the half-bridge inverter topology, two power current paths are considered. One path is from the DC+ terminal to the AC terminal which is assigned with red lines in Fig. 1(b) and Fig. 1(c). The current is followed from the DC+ pin and DBC substrates through the traces and bond wires and finally reached to AC pin. The parasitic impedances of this path are shown in Fig. 1(c) which are assumed with four lump inductances Lp3, LDC, LAC, and LP1 and three resistances of the current path Rp3, RAC, and RP1. Lp3 and LP1 are the parasitic inductances, and RP3 and RP1 are the conductive resistance of DC+ and AC pins, respectively. The LDC and LAC are the overall parasitic inductances of the current paths within the DBC plates shown in Fig. 1(b) with a red line. As can be seen from Fig. 1(b), this current path is the longest path in DBC substrate. Therefore, RAC is considered to model the conductive resistance of this path and other resistances in DBC substrates are ignored for simplification. The other current path is from the AC terminal to DC-terminal. This path is shown with blue lines in Fig. 1(b) and Fig. 1(c).
The parasitic impedance of this path is modeled with \( L_{\text{p1}}, R_{\text{p1}}, L_{\text{ac}}, L_{\text{dc}}, L_{\text{p2}}, \) and \( R_{\text{p2}} \) in Fig. 1(c), where \( L_{\text{p2}} \) and \( R_{\text{p2}} \) are the parasitic impedances of DC pin, and \( L_{\text{ac}} \) and \( L_{\text{dc}} \) are the overall parasitic inductances of the current paths shown in Fig. 1(b) with a blue line. The parasitic impedances of the IGBT gate-emitter path are modeled with four lump inductances and two resistances, e.g. for \( S_1, L_{\text{p4}} \) and \( L_{\text{p5}} \) are parasitic inductances and \( R_{\text{p4}} \) and \( R_{\text{p5}} \) and are parasitic resistances of the \( G_1 \) and \( E_1 \) pins, and \( L_{\text{gbrc}} \) and \( L_{\text{ebrc}} \) are the total parasitic inductance of gate and emitter paths in DBC substrate which are shown in Fig. 1(b) with green and yellow lines. The stray capacitances of the IGBT devices are also considered in Fig. 1(c), including \( C_{\text{ce1}}, C_{\text{cec}}, C_{\text{ce2}}, C_{\text{ces}}, C_{\text{ce2}}, \) and \( C_{\text{ce3}} \). Five capacitances including \( C_{\text{ce1}}, C_{\text{dc1}}, C_{\text{dc2}}, C_{\text{sb}}, \) and \( C_{\text{sb2}} \) are the parasitic capacitances of the module. They are present due to the capacitive coupling between DBC copper plates and mounting baseplate which can be connected to the ground, as shown in Fig. 1(c). The other parasitic impedances e.g. the mutual inductances, the capacitance between pins, etc. are ignored in this paper for simplification.

3. THREE-DIMENSIONAL NUMERIC MODELING

3.1. Inductance Calculation

In this section, the theoretical methods to calculate the parasitic inductances of the pins, bond wires, and DBC traces are developed then the well-known ANSYS tool, Q3D Extractor, is used to extract the inductances of the considered equivalent circuit shown in Fig. 1(c). As shown in Fig. 1(a), the pins are the conductors with rectangular cross-sections. The equation is presented in Ref. [20] to calculate the self-partial inductance of the rectangular conductors. For instance, the self-partial inductance of conductor 1, \( L_{\text{p1}}, \) shown in Fig. 2 is:

\[
L_{\text{p1}} = \frac{2\mu_0}{\pi} \left[ \frac{\sigma^2}{24\pi} \ln \left( 1 + \frac{A_1}{\sigma} \right) - A_1 \right] + \frac{1}{60\mu_0} \left[ \sigma^2 \left( A_1 - A_2 \right) + \frac{\sigma^2}{24\pi} \ln \left( \frac{A_1}{\sigma} \right) - A_1 \right] + \frac{\sigma^2}{60\mu_0} \left( A_1 - A_2 \right)
\]

\[
+ \frac{1}{20\mu_0} \left[ A_1 - A_2 + \frac{\mu}{4\sigma} - \frac{u}{\sigma} \tan \left( \frac{\sigma}{4\sigma} \right) \right]
\]

\[
+ \frac{1}{60\sigma^3} \left[ \ln \left( \frac{A_1}{\sigma} \right) - A_1 \right] + \frac{1}{60\sigma^3} \left[ \frac{u}{\sigma} \tan \left( \frac{\sigma}{4\sigma} \right) \right]
\]

\[
+ \frac{1}{60\sigma^3} \left[ \frac{u}{\sigma} \tan \left( \frac{\sigma}{4\sigma} \right) \right]
\]

where \( u = l/w_1 \) and \( \omega = \pi l/w_1 \) are the normalized parameters where \( w_1, l_1, \) and \( I_1 \) are the conductor dimensions, and:

\[
A_1 = \sqrt{1 + u^2}, \quad A_2 = \sqrt{1 + \omega^2}, \quad A_3 = \sqrt{1 + \omega^2}, \quad A_4 = \sqrt{1 + u^2}
\]

The other equation describing the mutual inductance of the two adjacent rectangular conductors \( M_{ij} \), shown in Fig. 2, is presented in Ref. [19], as:

\[
M_{ij} = \frac{\mu}{4\pi} \frac{1}{t_{\text{w1}}t_{\text{w2}}w_1 w_2} \left[ f(x, y, z) \right]
\]

where:

\[
f(x, y, z) = \frac{y^2 z^2}{4} - \frac{y^2 z^2}{24} + \frac{x^2 y^2}{4} - \frac{x^2 y^2}{24} + \frac{x y z^3}{6} - \frac{x y z^3}{24} + \frac{x y z^3}{6} - \frac{x y z^3}{24} + \frac{x^2 y z^3}{6} - \frac{x^2 y z^3}{24} + \frac{x^2 y z^3}{6} - \frac{x^2 y z^3}{24}
\]

To calculate the inductance of a pin, the pin structure can be simplified as series/parallel connections of the rectangular parts. Fig. 3(a) shows the layout of pin 1 and Fig. 3(b) shows its simplified model with rectangular parts. It is supposed that the current flows from part 1 to the paralleled parts 8 and 11. Ignoring some mutual inductances between parts, the total inductance of this pin \( L_{\text{p1}} \) can be expressed as:

\[
L_{\text{p1}} = L_1 + (L_2) L_3 + L_4 + L_5 + [L_6 + L_7 + L_8] L_9 + L_{10} + L_{11} \]

where \( L_1 \) is the self-partial inductance of the i-th path and \( M_{ij} \) is the mutual inductance between the i-th and j-th path. For mutually coupled conductors in parallel, the total inductance can be obtained from (4):

\[
L_{ij} = \frac{L_i L_j}{L_i + L_j + 2M_{ij}}
\]

For \( L_{ij} = L_{ij} \), it gives:

\[
L_{ij} = \frac{L_i L_j}{L_i + L_j + 2M_{ij}} = \frac{1}{2} \left( L_i + M_{ij} \right)
\]

It can be seen from Fig. 3(b) that \( L_2 = L_3, \quad L_4 = L_9, \quad L_5 = L_{10}, \) and \( L_7 = L_{11} \). Therefore, the inductance of pin 1 from (3) can be rewritten as:

\[
L_{\text{p1}} = L_1 + (L_2) L_3 + L_4 + L_5 + [L_6 + (L_7) L_8] + (L_9) L_{11}
\]

\[
= L_1 + 0.5(L_6 + (M_{11}) L_8) + L_9
\]

\[
+ 0.5(L_6 + (M_{11}) L_8) + 0.5(L_6 + (M_{11}) L_8)
\]
Within the pink rectangular sections of the plate 1 and 2 which are shown in Fig. 4. Therefore, to simplify the calculation, only these parts of the plates are considered and the total inductance of one plate is obtained by the sum of the inductances of its sections. Similarly, for the signal pins, the equivalent passes are shown in Fig. 4 in plates 3 and 4 with yellow and green lines, respectively. As the thickness of the plates is relatively low, they can be considered as the thin conductor. From Fig. 2, when \( t_i = 0 \) the partial self-inductance of a thin conductor is calculated by [19]:

\[
\frac{L_{pi}}{l_i} = \frac{\mu_0}{2\pi} \left[ \ln \left( u + \sqrt{u^2 + 1} \right) + u \ln \frac{u + \sqrt{u^2 + 1}}{u} + 1 \right] + \frac{1}{3} \left( u^2 + \frac{1}{u} \right)^{\frac{3}{2}}
\]

(7)

where \( u = l_i / \nu_i \). Table 2 shows calculated self-partial inductances of the DBC copper plates using dimensions.

### 3.2. Parasitic Capacitance Calculation

The parasitic capacitances of the module should be accurately characterized. Since, they can provide the coupling paths between the system and the common ground. Some of these parasitic capacitances get charged or discharged during the high dv/dt in switching transients which generate the severe current spikes and give rise to the switching losses as well as common-mode EMI issues [36]. Fig. 5 shows the schematic view of the parasitic capacitances. From Fig. 4, there are four copper plates on each DBC substrate of the IGBT module under study. Therefore, four parasitic capacitances can be introduced relative to each copper plate. These capacitors can be estimated based on the planar capacitance equation (8) as:

\[
C_{pi} = \varepsilon_r \varepsilon_0 A_i / d, \quad i = \{1,2,3,4\}
\]

(8)

Where \( \varepsilon_r \) is the relative permittivity of the isolation substrate which is 9.8 for \( \text{Al}_2\text{O}_3 \) Ceramic in our module, \( A_i \) is the area of \( i \)-th copper plate shown in Fig. 4, and \( d \) is the distance between copper plates and the baseplate which is 0.635 mm for our module. Four parasitic capacitances \( C_{P1}, C_{P2}, C_{P3}, \) and \( C_{P4} \) introduced by the plates are presented in Table 3. As can be seen from Fig. 1(b) and Fig. 1(c), the parasitic capacitances of the module are related to plates capacitances as described in (9) based on wire-bonding connections between plates:

\[
C_{DC} = C_{P1} \cdot C_{AC} = C_{P1} \cdot C_{P2} \cdot C_{P3} \cdot C_{DC} = C_{P2} \cdot C_{P3} \cdot C_{PS3} = C_{PS2} = C_{PS4}
\]

(9)

The parasitic capacitance values of module and the calculated inductances from Table 1 and Table 2 are compared with the simulated values which are obtained in the following section.
3.3. Software Parasitic Extraction

In this section, the parasitic extraction simulation of the module is performed using well-known software ANSYS Q3D. This software tool calculates \( R, L, \) and \( C \) matrices by a quasi-static 3D EM solver. The resulted matrices can be used to generate an equivalent circuit model, allowing a circuit-electromagnetic coupled modeling. The Q3D model containing frequency-dependent EM behavior can be linked dynamically to the ANSYS circuit simulator tool, ANSYS Simplorer, for the time-domain simulation. In our case study, the module geometry is drawn and imported in Q3D which is shown in Fig. 6(a). To perform the parasitic extraction simulation, the conducting nets containing proper ports, known as sink or source, should be assigned [27]. The module is containing four isolated nets. Fig. 6(b) shows the \( DC^+ \) net which links the \( DC^+ \) pin to the \( S_1 \) collector and the cathode of its parallel diode. The \( AC \) and \( DC^- \) nets are shown in Fig. 6(c) and Fig. 6(d), respectively. Moreover, two other nets are assigned for gate signals of the IGBTs which are shown in Fig. 6(e) and Fig. 6(f). After determining desired nets and their relative sink and source terminals, the frequency sweep should be performed to calculate the parasitic impedances of the module. The maximum frequency of the frequency sweep should be specified by the rise time of the time domain signal [26]. From the module datasheet values, each IGBT of the module has a rise time of 51 ns. It is assumed that the five samples within the rise time duration are required to fully capture the signal. Therefore, the considered maximum frequency is attained by:

\[
F_{\text{max}} = \frac{1}{5 \times 51 \text{ ns}} = 100 \text{MHz}
\]

(10)

The simulation is performed using this maximum frequency. The inductance between terminals of a conducting net can be obtained from software. Therefore, the terminals within a net are considered to calculate the parasitic inductances of the module shown in Fig. 1(c). Moreover, the capacitances between nets are also obtained from simulation. In our case study, the parasitic capacitances of the module are consisting the capacitance between the assigned nets shown in Fig. 6 and the baseplate net. The calculated values of the self-parallel inductance of pin 1 from Table 1, the self-parallel inductances of the DBC plates from Table 2, and the parasitic capacitances of the module are compared with their simulated values at the frequency of \( F_{\text{max}} \) as shown in Table 4. The maximum absolute difference is below 8% which verifies the simulation results.

Fig. 7 shows the obtained simulation results of the parasitic inductances and resistances of the module over the frequency range. The results are plotted for the inductances and resistances of the equivalent circuit shown in Fig. 1(c). With the values of these impedances, the equivalent lumped circuit of the module can be built and simulated using circuit simulators such as LTSpice, Saber, ANSYS Simplorer, etc. As can be shown from Fig. 7, the resistance values are increased while the inductance values are decreased over the frequency. This is because of the skin effect in high frequencies [19]. The challenge is to specify the frequency of interest to generate the equivalent circuit. In some works, the switching frequency or fall/rise time of the semiconductor device is used [37]. It should be noted that ANSYS provides automatic coupling between the electric and electromagnetic domains in Simplorer as an equivalent circuit or state-space model which preserves the circuit-electromagnetic coupled model [27]. Using the state-space model in Simplorer provides the frequency-dependent values of the parasitic parameters. Therefore, the problem of selecting the right modeling frequency can be skipped. In this paper, ANSYS Simplorer is used for test circuit simulation, but before that in the following section, the experimental parasitic inductance extraction based on two-port S-parameter measurements is presented as the measurement verification of the Q3D simulation results.

**Table 3. Calculated Parasitic Capacitances of the DBC plates**

<table>
<thead>
<tr>
<th>Pin 1</th>
<th>DBC Inductance</th>
<th>Parasitic Capacitance</th>
<th>Theoretical Calculation</th>
<th>Simulation</th>
<th>Absolute Diff. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>( C_{\text{DC}} ) (( A=433\text{mm}^2 ))</td>
<td>10.916 nH (Table 1)</td>
<td>10.081 nH</td>
<td>7.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{\text{DC}} ) (( A=100\text{mm}^2 ))</td>
<td>13.239 nH (Table 2)</td>
<td>12.785 nH</td>
<td>3.42</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{\text{DC}} ) (( A=33.25\text{mm}^2 ))</td>
<td>6.875 nH (Table 3)</td>
<td>6.988 nH</td>
<td>1.64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{\text{DC}} ) (( A=26.7\text{mm}^2 ))</td>
<td>5.151 nH (Table 4)</td>
<td>5.041 nH</td>
<td>2.13</td>
</tr>
</tbody>
</table>

**Table 4. Simulation Results of the Self-Partial Inductances and Parasitic Capacitances Compared to the Theoretical Calculations**

<table>
<thead>
<tr>
<th>Pin 1</th>
<th>DBC Inductance</th>
<th>Parasitic Capacitance</th>
<th>Theoretical Calculation</th>
<th>Simulation</th>
<th>Absolute Diff. (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>( C_{\text{AC}} ) (from (9))</td>
<td>59.086 pF</td>
<td>14.464</td>
<td>4.537</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{\text{AC}} ) (from (9))</td>
<td>14.464 pF</td>
<td>14.464</td>
<td>0.00</td>
</tr>
</tbody>
</table>

Fig. 6. Power module ANSYS Q3D simulation (a) imported geometry (b) \( DC^+ \) conducting net (c) \( AC \) conducting net (d) \( DC^- \) conducting net (e) \( S_1 \) gate conducting net (f) \( S_2 \) gate conducting net
and/or the electric terminals are shown in addition to the intrinsic IGBT itself [38]. The collector current is modeled as gate-emitter voltage-controlled current source \( g_{m}V_{gc} \). The parameters of the model are [35]:

\[
\begin{align*}
\beta &= \frac{\sqrt{2kW_{L}}}{L} \\
R_{o} &= \frac{\Delta V_{CE}}{\Delta I_{C}} \left( I_{C} \right) 
\end{align*}
\]

where \( W \) and \( L \) are the width and length of the MOSFET channel, respectively and \( V_{A} \) denotes the Early voltage. Note that this model is valid only for the operation in the active region. Therefore, under zero biasing condition (i.e. \( I_{C} = 0 \)) the active parameters can be eliminated (\( g_{m} = 0 \) and \( R_{o} = \infty \)). From this treatment, the small-signal equivalent circuit under zero biasing condition is attained as shown in Fig. 8(b). For a dual packed IGBT module, a similar approach yields the small-signal equivalent circuit. Fig. 8(c) shows the model including internal and package parasitic impedances under zero biasing conditions. This model is the same as the model presented in Fig. 1(c). Fig. 9(a) shows the setup configuration to extract the model parameters of a single IGBT equivalent circuit under zero biasing condition using two-port VNA. Form the figure, the collector and emitter pins are connected to port 1 and port 2, respectively. The gate pin is connected to the ground of the VNA. This two-port network has four \( Z \)-parameters \( Z_{11}, Z_{12}, Z_{21}, \) and \( Z_{22} \) which all are in the form of a second-order RLC circuit with a series combination of the individual inductances, capacitances, and resistances. Therefore, the values of all parasitic impedances can be extracted from the resulted impedance plots of this measurement using impedance fitting methods. Fig. 9(b) shows the magnitude and phase plots of a typical RLC series circuit. The impedance magnitude has its minimum value at the self-resonant frequency (SRF) where the impedance phase is 0°. The resistive component can be determined at this frequency. The low-frequency impedance is dominated by the capacitor while the high-frequency impedance is dominated by the inductor. However, the capacitance and inductance values can be determined using impedance magnitudes at low and high frequencies, respectively. Using this impedance fitting method yields the parameters of the circuit shown in Fig. 9(a). For the capacitors it gives:

\[
\begin{align*}
Z_{11 \text{low}} &= \frac{V_{1}}{I_{1} \mid _{I_{C}=0}} = \frac{X_{C_{g}} \left( X_{C_{e}} + X_{C_{g}} \right)}{X_{C_{g}} + X_{C_{e}} + X_{C_{g}}} \\
Z_{12 \text{low}} &= \frac{V_{1}}{I_{2} \mid _{I_{C}=0}} = \frac{V_{1} \mid _{I_{C}=0}}{I_{2} \mid _{I_{C}=0}} = \frac{X_{C_{g}} \cdot X_{C_{e}}}{X_{C_{g}} + X_{C_{e}} + X_{C_{g}}} \\
Z_{21 \text{low}} &= \frac{V_{2}}{I_{1} \mid _{I_{C}=0}} = \frac{X_{C_{e}} \cdot X_{C_{g}}}{X_{C_{g}} + X_{C_{e}} + X_{C_{g}}} \\
Z_{22 \text{low}} &= \frac{V_{2}}{I_{2} \mid _{I_{C}=0}} = \frac{X_{C_{e}} \cdot X_{C_{g}}}{X_{C_{g}} + X_{C_{e}} + X_{C_{g}}}
\end{align*}
\]
where $Z_0$ is the reference impedance (50Ω). In summary, for discrete devices after measuring the $S$-parameters and converting to $Z$-parameters, the value of parasitic impedances shown in Fig. 9(a) are extracted from Eqns. (16) to (21). Similarly, for dual packed IGBT device a characterization technique is proposed in Ref. [35]. We adopted this technique to extract the parameters of our model shown in Fig. 8(c). The extraction is consisting of 5 step measurements as the following:

**Step 1:** Port 1 of the VNA includes the terminal DC+, Port 2 of the VNA is consisting the terminals DC-, $E_2$, $G_2$, $AC$, and $E_1$ together, while the ground port of VNA is connected to terminal $G_1$. The inductances $L_{P3}+L_{DC}$, and $L_{P4}+L_{DBC}$ and the capacitances $C_{GE1}$, $C_{GC2}$, and $C_{GE2}$ are extracted in this step as shown in Fig. 10.

**Step 2:** Port 1 of the VNA includes the terminal DC+ and $G_1$ together, Port 2 of the VNA is consisting the terminal DC-, $E_2$, $G_2$, and $AC$ together, while the ground port of VNA is connected to terminal $E_3$. The inductance $L_{P3}+L_{DBC}$ is extracted in this step.

**Step 3:** Port 1 of the VNA includes the terminal DC+, $G_1$, and $E_1$ together, Port 2 of the VNA is consisting the terminal DC-, $E_2$, and $G_2$ together, while the ground port of VNA is connected to terminal AC. The inductances $L_{P4}+L_{AC}$ and $L_{P1}+L_{AC}$ are extracted in this step.

**Step 4:** Port 1 of the VNA includes the terminal DC+, $G_1$, $E_1$, and AC together, Port 2 of the VNA is consisting the terminal DC- and $E_2$ together, while the ground port of VNA is connected to terminal $G_2$. The inductance $L_{P3}+L_{DBC}$ and the capacitances $C_{GE2}$, $C_{GC2}$, and $C_{GE2}$ are extracted in this step.

**Step 5:** Port 1 of the VNA includes the terminal DC+, $G_1$, $E_1$, AC, and $G_2$ together, Port 2 of the VNA is consisting the terminal DC-, while the ground port of VNA is connected to terminal $E_2$. The inductances $L_{P2}+L_{DC}$, and $L_{P2}+L_{DBC}$ are extracted in this step.

![Fig. 9](image9.png)

(a) Setup configuration to measure the parasitic impedances of a discrete IGBT under zero biasing condition via two-port vector network analyzer (b) Magnitude and phase plots of a typical second-order RLC series circuit

![Fig. 10](image10.png)

Circuit connection of dual-packed IGBT module parameter extraction of step 1

Therefore, $C_{GE}$, $C_{GC}$, and $C_{DS}$ can be extracted from Eqns. (13) to (15). Similarly, the inductance values and resistance values are extracted using frequency impedance at high frequency and SRF, respectively, as:

$Z_{11(\text{high})} = \frac{V_1}{I_1|_{I=0}} = X_{L_0} + X_{R_0}$ (16)

$Z_{22(\text{high})} = \frac{V_2}{I_2|_{I=0}} = X_{L_0} + X_{R_0}$ (17)

$Z_{22(\text{SRF})} = \frac{V_2}{I_2|_{I=0}} = X_{R_0} + X_{R_0}$ (19)

$Z_{22(\text{SRF})} = \frac{V_2}{I_2|_{I=0}} = X_{R_0} + X_{R_0}$ (21)

It should be noted that two-port VNA yields $S$-parameters instead of $Z$-parameters. For each frequency the conversion between $S$-parameters to $Z$-parameters is done using Eqns. (22) to (25):

$Z_{41} = \left(\frac{1+S_{11}}{1-S_{21}}\right) \frac{S_{12}S_{21}}{(1-S_{11})(1-S_{22}) - S_{12}S_{21}} Z_0$ (22)

$Z_{42} = \left(\frac{2S_{12}}{1-S_{11}}\right) \frac{S_{12}S_{21}}{(1-S_{11})(1-S_{22}) - S_{12}S_{21}} Z_0$ (23)

$Z_{43} = \left(\frac{2S_{21}}{1-S_{11}}\right) \frac{S_{12}S_{21}}{(1-S_{11})(1-S_{22}) - S_{12}S_{21}} Z_0$ (24)

$Z_{42} = \left(\frac{1+S_{11}}{1-S_{21}}\right) \frac{S_{12}S_{21}}{(1-S_{11})(1-S_{22}) - S_{12}S_{21}} Z_0$ (25)

![Fig. 11](image11.png)

Fig. 11. Converted Z-parameters of the experimental measurements with their series RLC model in step1, the result inductances are $L_{P2}+L_{DBC} = 36.651$ nH and $L_{P3}+L_{DC} = 9.691$ nH.
Fig. 12. Converted Z-parameters of the experimental measurements with their series RLC model in (a) step2, the result inductance is \( L_{p4} + L_{gDBC} = 22.763 \) nH (b) step 3, the result inductances are \( L_{p5} + L_{eDBC} = 15.696 \) nH and \( L_{p5} + L_{eDBC} = 12.557 \) (c) step4, the result inductance is \( L_{p6} + L_{gDBC} = 55.526 \) nH (d) step5, the result inductances are \( L_{p7} + L_{eDBC} = 49.537 \) nH and \( L_{p2} + L_{DC} = 50.148 \) nH

Table 5. Experimental Measurements Compared to the Simulation Results

<table>
<thead>
<tr>
<th>Inductances</th>
<th>Measured (nH)</th>
<th>Simulation (nH)</th>
<th>Absolute Difference</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_{p4} + L_{p5} )</td>
<td>36.651</td>
<td>35.963</td>
<td>1.8%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>9.691</td>
<td>10.572</td>
<td>9%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>22.763</td>
<td>16.481</td>
<td>27.5%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>15.696</td>
<td>16.937</td>
<td>7.9%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>12.557</td>
<td>12.653</td>
<td>0.7%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>55.526</td>
<td>53.881</td>
<td>8.7%</td>
</tr>
<tr>
<td>( L_{p5} + L_{eDBC} )</td>
<td>50.148</td>
<td>52.571</td>
<td>4.8%</td>
</tr>
</tbody>
</table>

Table 6. Measured Capacitances of the Module

<table>
<thead>
<tr>
<th>Step of Measurement</th>
<th>Step 1</th>
<th>Step 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitances</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( C_{GE1} )</td>
<td>9.649</td>
<td>3.092</td>
</tr>
<tr>
<td>( C_{GC1} )</td>
<td>7.560</td>
<td>1.928</td>
</tr>
<tr>
<td>( C_{CE1} )</td>
<td>2.944</td>
<td>3.092</td>
</tr>
<tr>
<td>( C_{GE2} )</td>
<td>9.827</td>
<td>3.092</td>
</tr>
<tr>
<td>( C_{GC2} )</td>
<td>7.587</td>
<td>1.928</td>
</tr>
<tr>
<td>( C_{CE2} )</td>
<td>3.092</td>
<td>3.092</td>
</tr>
</tbody>
</table>

Fig. 13. (a) Schematic circuit diagram of the module under double-pulse test (b) Fabricated laboratory test setup

The measurements are done for our case study in all steps using two-port measurement with the Agilent N9917A-210 vector network analyzer and the resulted S-parameters are converted to the Z-parameters. It should be noted that, measuring impedance, especially for low impedance measurement, is sensitive to the probe impedance, device calibration, etc. In our measurement the VNA and its probes are calibrated using Agilent standard mechanical short-open-load calibration kit. Fig. 11 shows the converted Z-parameters of step 1 with their related RLC series model. Based on above discussion, the result inductances are \( L_{p4} + L_{p5} = 36.651 \) nH and \( L_{p5} + L_{eDBC} = 9.691 \) nH in this step. These measured values can be compared with the extracted values from the Q3D simulation shown in Fig. 7 at low frequency. From Fig.
7(e) \(L_{PS}+L_{DBC} = 35.963\, \text{nH}\) and from Fig. 7(a) \(L_{Pb3}+L_{DCx} = 10.572\, \text{nH}\) which are relatively close to their measured values. Fig. 12 shows the converted Z-parameters of the measurements in step 2 to step 5 with their series RLC model. The result inductances of each step are calculated from the fitted RLC model and written in the figure. The comparison between the measured inductances and the simulated ones are illustrated in Table 5. Except for one inductance \((L_{PS}+L_{DBC})\), it may be caused by some unwanted measurement errors, others have an absolute difference below 10% which shows the good accuracy of the simulation results presented in section 3.2. In other words, the inductance values shown in Table 5 are the experimental verification of the simulation results shown in Fig. 7. Table 6 represents the measured capacitances in step 1 and step 4. Since two IGBT chipsets in the module are the same, the measured capacitances are closed to each other. This verifies the measurement results.

5. Doubled-Plus Test Validation of the Model

The dynamic performance of the model is verified by an inductive load double-pulse test measurement. Fig. 13(a) shows the schematic circuit diagram of the measurement setup. The module under test is marked with a dashed line box. The gate-emitter pins of the low side IGBT are connected to the driver and control circuit to be pulsed, while the gate-emitter pins of the high side IGBT are short-circuited. The double-plus-switching test is done in a range of collector current of about 40A with an inductive load. The inductive load is a handmade air-core inductor. The equivalent circuit of this load is constructed with a parallel \(LCR\) model based on the measured impedance data. The impedance model of the DC link capacitor bank and power supply is also given based on the measured impedance data in the form of a series \(LCR\) model which includes the stray inductance of the DC power supply. Two small inductances of 3 nH are considered as the stray inductances of the wires. The resistance of 10 \(\Omega\) is the outer gate resistance, and the inductance of 5 nH is the inductance of the wiring between the gate driver board and the module signal pins. To capture collector current, a shunt-resistor 150A-75mV is connected in series between the capacitors and the module under test. Fig. 13(b) shows fabricated laboratory test setup. The control signals are prepared by a micro-controller board. All parts of measuring setup are assigned in the figure. The experiments are done by discharging charged capacitor bank (around 500v DC) to an air-core inductor.

Fig. 14 shows the implemented gate-emitter signal of the low-side IGBT of the module under test. Fig. 15 shows the transient waveform characteristics of the IGBT under double-pulse test (a) Turn-on characteristics, left: Simplesh simulation result and right: experimental result (b) Turn-off characteristics, left: Simplesh simulation result and right: experimental result.
Fig. 15(a), the simulated turn-on waveforms of $V_\text{ce}$ is closed to its measured waveform. The turn-on delay times are obtained 102 ns and 93 ns from simulation and experiment, respectively. The rise time of both simulation and experiment is around 50 ns. Fig. 15(b) shows the turn-off characteristics of the module. The waveforms show good agreement between simulation and experiment in both transient and steady-state. The calculated turn-off delay times are 763 ns and 796 ns from simulation and experimental results, respectively.

6. CONCLUSIONS

This paper has presented a detailed model for a half-bridge IGBT power module. The model was consisting of the parasitic inductances of the leads, direct bonded copper (DBC) plates, bond wires, and also the parasitic capacitances of the module and stray capacitances of IGBTs. Based on the formulas for calculating the parasitic inductances of the rectangular cross-section conductors and the thin conductors, the simplified equations have been proposed that bring the partial self-inductance values of one of the module leads and DBC plates. Moreover, the parasitic capacitances of the module are calculated by planar capacitance equations. The module geometry was then imported to ANSYS Q3D extractor to calculate all parasitic parameters of the proposed model and consequently, a frequency-dependent multi-port RLC model of the module was attained. Comparing the Q3D results with their calculated values has shown a maximum difference below 8%. The measurement-based parameter extraction of the model was also performed in this paper. The implemented methodology is based on the extraction procedure presented in Ref. [35]. The method was introduced and the measured results were presented. These values are compared with the Q3D results. Except for one inductance ($L_{ps}+L_{DBC}$, which may be caused by some unwanted measurement errors), others had an absolute difference below 10% which showed good accuracy. Finally, the proposed model was implemented by state-space dynamic coupling in ANSYS Simplorer circuit simulator. To clarify the benefits of the proposed model, the switching transient waveforms of the IGBT module under test were evaluated by experiment and the time-domain simulation in a double-pulse test circuit. The turn-on delay times, rise time and turn-off delay times had been evaluated in both simulation and experiment, which were close to each other. By comparing the current and voltage waveforms with experiment, it is proved that the proposed model is applicable to simulate the switching transients, and can be used in converter EMI simulation.

REFERENCES


[27] ANSYS Electronic Desktop Online Help, 2015.


